Hello Toshio-san,
The maximum frequency is due to the bandwidth of the SR Latch. If this BW is exceeded, the latch will have setup/hold issues and will being to miss several states. Therefore driving the output transistor with false duty cycles and mis-regulating the output.
Regards,
Andrew